DIALOG(R)File 351:Derwent WPI (c) 2004 Thomson Derwent. All rts. reserv.

011906764 **Image available** WPI Acc No: 1998-323674/199829 XRPX Acc No: N98-253096

Unit for performing numerical and logical operations in processors, multi-computer systems, data flow processors, digital signal processors has bus unit enabling data to be accessed from or results to be passed to bus system with automatic synchronisation of several receivers to which data are sent bus access is decoupled from data processing

Patent Assignee: PACT INFORMATIONSTECHNOLOGIE GMBH (PACT-N); PACT XPP TECHNOLOGIES AG (PACT-N); ENTIRE INTEREST (ENTI-N); PACT GMBH (PACT-N)

Inventor: MUNCH R; VORBACH M; MUENCH R Number of Countries: 081 Number of Patents: 012

Patent Family:

Patent No Kind Date Applicat No Kind Date Week

DE 19651075 A1 19980610 DE 1051075 A 19961209 199829 B WO 9826356 A1 19980618 WO 97DE2949 A 19971209 199830 AU 9856514 A 19980703 AU 9856514 A 19971209 199847

EP 943129 A1 19990922 EP 97952730 A 19971209 199943

WO 97DE2949 A 19971209

DE 19781412 T 19991028 DE 1081412 A 19971209 199951 WO 97DE2949 A 19971209

CN 1247613 A 20000315 CN 97181623 A 19971209 200031 JP 2001505382 W 20010417 WO 97DE2949 A 19971209 200128 JP 98524938 A 19971209

US 6425068 B1 20020723 US 97946810 A 19971008 200254 US 20030056085 A1 20030320 US 97946810 A 19971008 200323 US 2002156397 A 20020528

EP 1310881 A2 20030514 EP 97952730 A 19971209 200333 EP 200228401 A 19971209

EP 943129 B1 20030702 EP 97952730 A 19971209 200345

WO 97DE2949 A 19971209 EP 200228401 A 19971209

DE 59710383 G 20030807 DE 510383 A 19971209 200359 EP 97952730 A 19971209 WO 97DE2949 A 19971209

Priority Applications (No Type Date): DE 1051075 A 19961209

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

DE 19651075 A1 29 G06F-015/80 WO 9826356 A1 G G06F-015/78

Designated States (National): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW

Designated States (Regional): AT BE CH DE DK EA ES FI FR GB GH GM GR IE IT KE LS LU MC MW NL OA PT SD SE SZ UG ZW

AU 9856514 A G06F-015/78 Based on patent WO 9826356 EP 943129 A1 G G06F-015/78 Based on patent WO 9826356

Designated States (Regional): AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

DE 19781412 T G06F-015/78 Based on patent WO 9826356

CN 1247613 A G06F-015/78

JP 2001505382 W 100 H03K-019/177 Based on patent WO 9826356

US 6425068 B1 G06F-015/16

US 20030056085 A1 G06F-009/30 Cont of application US 97946810

Cont of patent US 6425068

EP 1310881 A2 G G06F-015/78 Div ex application EP 97952730

Div ex patent EP 943129

Designated States (Regional): AT BE CH DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

EP 943129 B1 G G06F-015/78 Related to application EP 200228401

Related to patent EP 1310881 Based on patent WO 9826356

Designated States (Regional): AT BE CH DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

DE 59710383 G

G06F-015/78 Based on patent EP 943129

Based on patent WO 9826356

Abstract (Basic): DE 19651075 A

The unit has a programmable computer unit (EALU) for basic mathematical and logical functions. The functions and interconnections are programmed in registers, enabling processing of a number of data types without reprogramming. A state machine (SM-UNIT) controls the computer unit. Registers partially in the form of shift registers exist for each operand and the result. Result register data are fed back to an input via a multiplexer.

A bus unit (BM-UNIT) enables data to be accessed from or results to be passed to a bus system with automatic synchronization of several receivers to which data are sent. Bus access is decoupled from data processing, esp. configuration and reconfiguration do not affect the data transmitter or receiver. Bus transfers are automatically controlled by a state machine (SYNC-UNIT) using handshake lines. Return messages allow the status of processing and reconfiguration to be monitored.

ADVANTAGE - System has cascadable computer arrangement which is flexibly configured in terms of interconnections and functions.

Dwg.2/16
Title Terms: UNIT; PERFORMANCE; NUMERIC; LOGIC; OPERATE; PROCESSOR; MULTI; COMPUTER; SYSTEM; DATA; FLOW; PROCESSOR; DIGITAL; SIGNAL; PROCESSOR; BUS; UNIT; ENABLE; DATA; ACCESS; RESULT; PASS; BUS; SYSTEM; AUTOMATIC; SYNCHRONISATION; RECEIVE; DATA; SEND; BUS; ACCESS; DECOUPLE; DATA; PROCESS

Derwent Class: Q22; T01

International Patent Class (Main): G06F-009/30; G06F-015/16; G06F-015/78;

G06F-015/80; H03K-019/177

International Patent Class (Additional): B62D-025/00; G06F-009/302;

G06F-009/38; G06F-013/38

File Segment: EPI; EngPI

Manual Codes (EPI/S-X): T01-F03B; T01-H01D; T01-H07A; T01-M02

?